The modelling and design of a current steering digital-to-analog converter (CS-DAC)
This paper deals with several segmentation designs of Current Steering Digital-to-Analog Converter. The project aims to implement a 10-bit CS-DAC and verify the model in a transistor-level implementation with the 55nm CMOS technology. The supply voltage is at 1.2V with the total current from the CS-...
Saved in:
Main Author: | Qi, XinYao |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/167097 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Analysis of energy consumption bounds in CMOS current-steering digital-to-analog converters
by: Chacón, Oscar Morales, et al.
Published: (2022) -
Low power, low voltage segmented thermometer coded current steered digital-to-analog converter
by: Sharmila Ramesh.
Published: (2010) -
Studies on the performance bounds and design of current-steering DACs
by: Chacón, Oscar Morales
Published: (2022) -
The design of a 10-bit segmented current steering digital-to-analog converter (SCSDAC)
by: Xu, Pengbo
Published: (2024) -
Design and implementation of sigma delta analog-to-digital converter
by: Ong, Chee Kian.
Published: (2009)