A fast wake-up circuit for internet-of-things regulator
The LDO (Low Dropout) regulator is a fundamental component used in regulating a stable output voltage for electronic systems, such as portable and battery-powered devices. For IoT (Internet of Things) regulators, power consumption is a crucial concern, and they are mostly kept in sleep mode an...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/167139 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-167139 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1671392023-07-07T18:04:40Z A fast wake-up circuit for internet-of-things regulator Yee, Hern Yue Chan Pak Kwong School of Electrical and Electronic Engineering IC Design Lab 1 epkchan@ntu.edu.sg Engineering::Electrical and electronic engineering The LDO (Low Dropout) regulator is a fundamental component used in regulating a stable output voltage for electronic systems, such as portable and battery-powered devices. For IoT (Internet of Things) regulators, power consumption is a crucial concern, and they are mostly kept in sleep mode and turned on only when required. However, for applications like portable devices, automotive electronics, sensors, and control systems, a fast wake-up time is essential for reliable operation. Unfortunately, the complex circuitry and large time constant nodes during start-up often hinder the power-on time of IoT regulators. Therefore, the motivation to design a fast wake-up LDO regulator for IoT applications has become a priority. This work proposes three circuit design techniques, namely the utilization of dynamically-biased transistors, non-linear biasing, and cascode configuration in OTA's second stage, to improve the wake-up time. The performance parameters of the LDO regulator will be simulated and verified using Cadence Tools with TSMC 40nm process design kit. The results of the simulation are presented and discussed in this project. The proposed design has achieved a promising power-on time of 37.57ns and 51.03ns at IL = 0mA and IL = 50mA , respectively, which is twice the power-up speed of the previous MSc fast power-on LDO regulator. Additionally, the proposed design exhibits a better transient response, higher maximum load current, and better overall FoM than the previously reported LDO regulator Bachelor of Engineering (Electrical and Electronic Engineering) 2023-05-23T08:48:25Z 2023-05-23T08:48:25Z 2023 Final Year Project (FYP) Yee, H. Y. (2023). A fast wake-up circuit for internet-of-things regulator. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/167139 https://hdl.handle.net/10356/167139 en A2096-221 application/pdf Nanyang Technological University |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering |
spellingShingle |
Engineering::Electrical and electronic engineering Yee, Hern Yue A fast wake-up circuit for internet-of-things regulator |
description |
The LDO (Low Dropout) regulator is a fundamental component used in regulating a stable
output voltage for electronic systems, such as portable and battery-powered devices. For
IoT (Internet of Things) regulators, power consumption is a crucial concern, and they are
mostly kept in sleep mode and turned on only when required. However, for applications
like portable devices, automotive electronics, sensors, and control systems, a fast wake-up
time is essential for reliable operation. Unfortunately, the complex circuitry and large time constant nodes during start-up often hinder the power-on time of IoT regulators. Therefore,
the motivation to design a fast wake-up LDO regulator for IoT applications has become a
priority. This work proposes three circuit design techniques, namely the utilization of
dynamically-biased transistors, non-linear biasing, and cascode configuration in OTA's
second stage, to improve the wake-up time. The performance parameters of the LDO
regulator will be simulated and verified using Cadence Tools with TSMC 40nm process
design kit. The results of the simulation are presented and discussed in this project. The
proposed design has achieved a promising power-on time of 37.57ns and 51.03ns at
IL = 0mA and IL = 50mA , respectively, which is twice the power-up speed of the
previous MSc fast power-on LDO regulator. Additionally, the proposed design exhibits a
better transient response, higher maximum load current, and better overall FoM than the
previously reported LDO regulator |
author2 |
Chan Pak Kwong |
author_facet |
Chan Pak Kwong Yee, Hern Yue |
format |
Final Year Project |
author |
Yee, Hern Yue |
author_sort |
Yee, Hern Yue |
title |
A fast wake-up circuit for internet-of-things regulator |
title_short |
A fast wake-up circuit for internet-of-things regulator |
title_full |
A fast wake-up circuit for internet-of-things regulator |
title_fullStr |
A fast wake-up circuit for internet-of-things regulator |
title_full_unstemmed |
A fast wake-up circuit for internet-of-things regulator |
title_sort |
fast wake-up circuit for internet-of-things regulator |
publisher |
Nanyang Technological University |
publishDate |
2023 |
url |
https://hdl.handle.net/10356/167139 |
_version_ |
1772829179066187776 |