Design of low drop-out linear voltage regulator

The study of power management systems has increased obviously in the past few years corresponding to the drastic increase in the use of battery powered portable devices. These power management systems usually contain several low dropout voltage regulators (LDO) with large load capacitors for the sta...

Full description

Saved in:
Bibliographic Details
Main Author: Zhao, Xin.
Other Authors: Tiew Kei Tee
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/16736
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-16736
record_format dspace
spelling sg-ntu-dr.10356-167362023-07-07T18:05:29Z Design of low drop-out linear voltage regulator Zhao, Xin. Tiew Kei Tee School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits The study of power management systems has increased obviously in the past few years corresponding to the drastic increase in the use of battery powered portable devices. These power management systems usually contain several low dropout voltage regulators (LDO) with large load capacitors for the stability requirement. However, the large load capacitors cannot be integrated in these LDO devices in current CMOS technologies, so extra space will be occupied by these external load capacitors. In order to seek space saving and fulfill the requirements of the system-on-chip solutions in 0.18um technology, the capacitor-less LDO was designed in the final year project. However, performance issues like stability and transient response degradation would be encountered due to the reduction of load capacitance. Several design schemes were applied in the new compensation technique. In the design stage, stringent conditions were discussed to guarantee the LDO biased in the proper region (from 1.5V-3V). Meanwhile, transfer functions were also derived to verify the deduction. Lastly, by applying the fast sense path with essential components like OTA and differentiator, these performance obstacles had been ideally improved. Finally, the compensation technique was implemented and verified in Cadence. The simulation results (PM≈90℃, Settling Time < 10us, etc.) proved the performance issues had been overcome in practical. Besides, comparisons were done between different corner models to ensure the LDO working properly in real manufacturing. Though there were still some problems, the performance of the compensated capacitor-less LDO would not be affected. Bachelor of Engineering 2009-05-28T03:03:52Z 2009-05-28T03:03:52Z 2009 2009 Final Year Project (FYP) http://hdl.handle.net/10356/16736 en Nanyang Technological University 104 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Zhao, Xin.
Design of low drop-out linear voltage regulator
description The study of power management systems has increased obviously in the past few years corresponding to the drastic increase in the use of battery powered portable devices. These power management systems usually contain several low dropout voltage regulators (LDO) with large load capacitors for the stability requirement. However, the large load capacitors cannot be integrated in these LDO devices in current CMOS technologies, so extra space will be occupied by these external load capacitors. In order to seek space saving and fulfill the requirements of the system-on-chip solutions in 0.18um technology, the capacitor-less LDO was designed in the final year project. However, performance issues like stability and transient response degradation would be encountered due to the reduction of load capacitance. Several design schemes were applied in the new compensation technique. In the design stage, stringent conditions were discussed to guarantee the LDO biased in the proper region (from 1.5V-3V). Meanwhile, transfer functions were also derived to verify the deduction. Lastly, by applying the fast sense path with essential components like OTA and differentiator, these performance obstacles had been ideally improved. Finally, the compensation technique was implemented and verified in Cadence. The simulation results (PM≈90℃, Settling Time < 10us, etc.) proved the performance issues had been overcome in practical. Besides, comparisons were done between different corner models to ensure the LDO working properly in real manufacturing. Though there were still some problems, the performance of the compensated capacitor-less LDO would not be affected.
author2 Tiew Kei Tee
author_facet Tiew Kei Tee
Zhao, Xin.
format Final Year Project
author Zhao, Xin.
author_sort Zhao, Xin.
title Design of low drop-out linear voltage regulator
title_short Design of low drop-out linear voltage regulator
title_full Design of low drop-out linear voltage regulator
title_fullStr Design of low drop-out linear voltage regulator
title_full_unstemmed Design of low drop-out linear voltage regulator
title_sort design of low drop-out linear voltage regulator
publishDate 2009
url http://hdl.handle.net/10356/16736
_version_ 1772826021331992576