On hardware-aware design and optimization of edge intelligence
Edge intelligence systems, the intersection of edge computing and artificial intelligence (AI), are pushing the frontier of AI applications. However, the complexity of deep learning models and heterogeneity of edge devices make the design of edge intelligence systems a challenging task. Hardware-agn...
Saved in:
Main Authors: | , , , , , , , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/171735 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-171735 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1717352023-11-06T07:29:34Z On hardware-aware design and optimization of edge intelligence Huai, Shuo Kong, Hao Luo, Xiangzhong Liu, Di Subramaniam, Ravi Makaya, Christian Lin, Qian Liu, Weichen School of Computer Science and Engineering HP-NTU Digital Manufacturing Corporate Lab Engineering::Computer science and engineering Computational Modeling Hardware Edge intelligence systems, the intersection of edge computing and artificial intelligence (AI), are pushing the frontier of AI applications. However, the complexity of deep learning models and heterogeneity of edge devices make the design of edge intelligence systems a challenging task. Hardware-agnostic methods face some limitations when implementing edge systems. Thus, hardware-aware methods are attracting more attention recently. In this paper, we present our recent endeavors in hardware-aware design and optimization for edge intelligence. We delve into techniques such as model compression and neural architecture search to achieve efficient and effective system designs. We also discuss some challenges in hardware-aware paradigm. Nanyang Technological University This work was supported in part by the RIE2020 Industry Alignment Fund—Industry Collaboration Projects (IAF-ICP) Funding Initiative as well as cash and in-kind contribution from the industry partner, HP Inc., through the HP-NTU Digital Manufacturing Corporate Lab under Grant I1801E0028 and in part by Nanyang Technological University, Singapore, through its NAP under Grant M4082282/04INS000515C130. 2023-11-06T07:29:34Z 2023-11-06T07:29:34Z 2023 Journal Article Huai, S., Kong, H., Luo, X., Liu, D., Subramaniam, R., Makaya, C., Lin, Q. & Liu, W. (2023). On hardware-aware design and optimization of edge intelligence. IEEE Design & Test, 40(6), 149-162. https://dx.doi.org/10.1109/MDAT.2023.3307558 2168-2356 https://hdl.handle.net/10356/171735 10.1109/MDAT.2023.3307558 2-s2.0-85168725926 6 40 149 162 en IAF-ICP I1801E0028 NAP (M4082282/04INS000515C130) IEEE Design & Test © 2023 IEEE. All rights reserved. |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Computer science and engineering Computational Modeling Hardware |
spellingShingle |
Engineering::Computer science and engineering Computational Modeling Hardware Huai, Shuo Kong, Hao Luo, Xiangzhong Liu, Di Subramaniam, Ravi Makaya, Christian Lin, Qian Liu, Weichen On hardware-aware design and optimization of edge intelligence |
description |
Edge intelligence systems, the intersection of edge computing and artificial intelligence (AI), are pushing the frontier of AI applications. However, the complexity of deep learning models and heterogeneity of edge devices make the design of edge intelligence systems a challenging task. Hardware-agnostic methods face some limitations when implementing edge systems. Thus, hardware-aware methods are attracting more attention recently. In this paper, we present our recent endeavors in hardware-aware design and optimization for edge intelligence. We delve into techniques such as model compression and neural architecture search to achieve efficient and effective system designs. We also discuss some challenges in hardware-aware paradigm. |
author2 |
School of Computer Science and Engineering |
author_facet |
School of Computer Science and Engineering Huai, Shuo Kong, Hao Luo, Xiangzhong Liu, Di Subramaniam, Ravi Makaya, Christian Lin, Qian Liu, Weichen |
format |
Article |
author |
Huai, Shuo Kong, Hao Luo, Xiangzhong Liu, Di Subramaniam, Ravi Makaya, Christian Lin, Qian Liu, Weichen |
author_sort |
Huai, Shuo |
title |
On hardware-aware design and optimization of edge intelligence |
title_short |
On hardware-aware design and optimization of edge intelligence |
title_full |
On hardware-aware design and optimization of edge intelligence |
title_fullStr |
On hardware-aware design and optimization of edge intelligence |
title_full_unstemmed |
On hardware-aware design and optimization of edge intelligence |
title_sort |
on hardware-aware design and optimization of edge intelligence |
publishDate |
2023 |
url |
https://hdl.handle.net/10356/171735 |
_version_ |
1783955587786080256 |