Exploring network-on-chip architectures: performance optimization and experimental analysis
The rapid evolution of technology has given rise to a variety of new applications that require enhanced computational capabilities. Multi-core processors are therefore necessary in meeting these demands, yet optimizing their interconnectivity remains a challenge. The existing Network-On-Chip (NoC...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Final Year Project |
| 語言: | English |
| 出版: |
Nanyang Technological University
2024
|
| 主題: | |
| 在線閱讀: | https://hdl.handle.net/10356/175438 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|