Investigation of advanced low power digital IC design techniques

• Main Author: Zheng, Zhong
• Other Authors: Gwee Bah Hwee
• Format: Thesis-Master by Coursework
• Language: English
• Published: Nanyang Technological University 2024
• Subjects: Engineering
• Online Access: https://hdl.handle.net/10356/180990
• Institution: Nanyang Technological University

Low power digital circuits refer to the process of circuit design, through the adoption of various technologies and optimization measures to reduce the power consumption of the circuit, so that it consumes as little power as possible when performing digital operations and logic operations. This is particularly important in modern electronic devices, especially portable devices (e.g., smartphones, tablets, smartwatches, etc.), as well as large-scale integrated circuits (e.g., processors and memories), where low-power design can extend battery life, reduce heat generation, and improve system reliability. Circuit design and synthesis was done in Vivado using Verilog, followed by area and power analysis using the simulation tool Design Complier based on SMIC 180nm library. The analysis shows that although the designed low power 64-bit Carry Lookahead Adder (CLA) has nearly six times the area of a conventional 64-bit CLA, it successfully reduces the power consumption to about a quarter of that of a conventional 64-bit CLA. The analysis shows that although the designed low-power 64-bit CLA has nearly six times the area of a conventional 64-bit CLA, it successfully reduces the power consumption to 28.26% of that of a conventional 64-bit CLA."