Performance analysis of ATM switches with bursty arrivals and finite capacity

• Main Author: Zhu, Cheng Guo.
• Other Authors: Tan, Chee Heng
• Format: Theses and Dissertations
• Language: English
• Published: 2009
• Subjects: DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems
• Online Access: http://hdl.handle.net/10356/19671
• Institution: Nanyang Technological University

This Thesis looks into performance criteria such as cell loss probability, cell delay and delay jitter of different designs of ATM switches. The arrival process of ATM cells to each inlet of a switch is bursty as the traffic in the future B-ISDN can be expected to consist of compressed video and voice as well as data. Interrupted Bernoulli Process (IBP)is adopted in this Thesis to represent the input traffic. A simulation program has been developed for estimating the performance of ATM switches. Simulation for Knockout switch architecture is presented. The interrelation of the performance criteria (i.e. cell loss probability, cell delay and delay jitter), traffic characteristics, switch parameters (internal blocking and finite buffer size)and switch configuration under different operating conditions has been identified and analyzed.