VLSI efficient architectures for triple moduli based RNS computations

In this research work, we have made a thorough evaluation of existing contributions on the reverse converters based on the triple moduli and proposed new reverse converters and architectures. In addition, we have proposed reverse converters for new moduli sets in an attempt to realize VLSI efficient...

Full description

Saved in:
Bibliographic Details
Main Author: Cao, Bin
Other Authors: Thambipillai Srikanthan
Format: Theses and Dissertations
Published: 2008
Subjects:
Online Access:https://hdl.handle.net/10356/2379
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
id sg-ntu-dr.10356-2379
record_format dspace
spelling sg-ntu-dr.10356-23792023-03-04T00:45:28Z VLSI efficient architectures for triple moduli based RNS computations Cao, Bin Thambipillai Srikanthan School of Computer Engineering DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures In this research work, we have made a thorough evaluation of existing contributions on the reverse converters based on the triple moduli and proposed new reverse converters and architectures. In addition, we have proposed reverse converters for new moduli sets in an attempt to realize VLSI efficient alternatives. DOCTOR OF PHILOSOPHY (SCE) 2008-09-17T09:01:32Z 2008-09-17T09:01:32Z 2006 2006 Thesis Cao, B. (2006). VLSI efficient architectures for triple moduli based RNS computations. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/2379 10.32657/10356/2379 Nanyang Technological University application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
topic DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures
spellingShingle DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures
Cao, Bin
VLSI efficient architectures for triple moduli based RNS computations
description In this research work, we have made a thorough evaluation of existing contributions on the reverse converters based on the triple moduli and proposed new reverse converters and architectures. In addition, we have proposed reverse converters for new moduli sets in an attempt to realize VLSI efficient alternatives.
author2 Thambipillai Srikanthan
author_facet Thambipillai Srikanthan
Cao, Bin
format Theses and Dissertations
author Cao, Bin
author_sort Cao, Bin
title VLSI efficient architectures for triple moduli based RNS computations
title_short VLSI efficient architectures for triple moduli based RNS computations
title_full VLSI efficient architectures for triple moduli based RNS computations
title_fullStr VLSI efficient architectures for triple moduli based RNS computations
title_full_unstemmed VLSI efficient architectures for triple moduli based RNS computations
title_sort vlsi efficient architectures for triple moduli based rns computations
publishDate 2008
url https://hdl.handle.net/10356/2379
_version_ 1759854887825309696