FPGA implementation of MELP decoder

FPGA implementation of MELP decoder

The MELP (Mixed Excitation Linear Prediction) Vocoder uses a mixture of noise and pulses in the synthesizer to simulate the residual signal obtained after LPC spectral whitening of input speech. This mixture removes the characteristic buzziness from the traditional LPC synthesized speech. In additio...

Full description

Saved in:
Bibliographic Details
Main Author: Tey, Peng Chiou.
Other Authors: Charoensak, Charayaphan
Format: Theses and Dissertations
Published: 2008
Subjects:
DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition
Online Access:http://hdl.handle.net/10356/2500
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
id sg-ntu-dr.10356-2500
record_format dspace
spelling sg-ntu-dr.10356-25002023-03-04T00:30:31Z FPGA implementation of MELP decoder Tey, Peng Chiou. Charoensak, Charayaphan School of Computer Engineering DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition The MELP (Mixed Excitation Linear Prediction) Vocoder uses a mixture of noise and pulses in the synthesizer to simulate the residual signal obtained after LPC spectral whitening of input speech. This mixture removes the characteristic buzziness from the traditional LPC synthesized speech. In addition, a third voicing state is introduced that removes thumps and tonal noises. Master of Philosophy 2008-09-17T09:04:12Z 2008-09-17T09:04:12Z 2002 2002 Thesis http://hdl.handle.net/10356/2500 Nanyang Technological University application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
topic DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition
spellingShingle DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition
Tey, Peng Chiou.
FPGA implementation of MELP decoder
description The MELP (Mixed Excitation Linear Prediction) Vocoder uses a mixture of noise and pulses in the synthesizer to simulate the residual signal obtained after LPC spectral whitening of input speech. This mixture removes the characteristic buzziness from the traditional LPC synthesized speech. In addition, a third voicing state is introduced that removes thumps and tonal noises.
author2 Charoensak, Charayaphan
author_facet Charoensak, Charayaphan
Tey, Peng Chiou.
format Theses and Dissertations
author Tey, Peng Chiou.
author_sort Tey, Peng Chiou.
title FPGA implementation of MELP decoder
title_short FPGA implementation of MELP decoder
title_full FPGA implementation of MELP decoder
title_fullStr FPGA implementation of MELP decoder
title_full_unstemmed FPGA implementation of MELP decoder
title_sort fpga implementation of melp decoder
publishDate 2008
url http://hdl.handle.net/10356/2500
_version_ 1759853522758664192

Similar Items