Analysis and design of micropower asynchronous adders
This thesis pertains to the analysis, design and implementation of asynchronous micropower low-voltage (1.1V) 16-bit adders.
Saved in:
Main Author: | Chong, Kwen Siong. |
---|---|
Other Authors: | Gwee, Bah Hwee |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2607 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
by: Gwee, Bah Hwee, et al.
Published: (2010) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008) -
A monotonic asynchronous full adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2023) -
A micropower low-voltage multiplier with reduced spurious switching
by: Gwee, Bah Hwee, et al.
Published: (2009)