Development and IC implementation of signal processing algorithms for a digital noise reduction hearing aid

• Main Authors: Chang, Joseph., Tong, Yit Chow.
• Other Authors: School of Electrical and Electronic Engineering
• Format: Research Report
• Published: 2008
• Subjects: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
• Online Access: http://hdl.handle.net/10356/2905
• Institution: Nanyang Technological University

The overall objectives of this research project pertain to the prevalent and serious problem of poor speech intelligibility experienced by hearing instrument (hearing aid) users in everyday noisy environments due to the poor signal-to-noise ratio (SNR, typically 13 dB SNR) of speech in such environments. voltage (1.1 - 1.4V) micropower (10s-100s Ws) mixed-signal (analogue signal conditioners and digital circuits) integrated circuits for the realisation of an intelligent speech processing hearing instrument that features noise reduction and for considerations of practicality, one that does not dissipate excessive power. Specifically, we report our work on: In this report, we describe our work in the design of low 1. Analogue Class D Amplifiers 2. Digital Class D Amplifiers 3. Noise Reduction Algorithm 4. Digital Filterbank 5. Asynchronous Logic Digital Signal Processor