Design of a linear low drop out (LDO) voltage regulator

The drastic increase in the use of battery powered portable devices has required electronic devices to be able to work in low voltage environment. Power management systems are then becoming more crucial in those devices. These power management systems usually contain several low dropout voltage regu...

Full description

Saved in:
Bibliographic Details
Main Author: Lawrence, Jennifer.
Other Authors: Siek Liter
Format: Final Year Project
Language:English
Published: 2010
Subjects:
Online Access:http://hdl.handle.net/10356/40504
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-40504
record_format dspace
spelling sg-ntu-dr.10356-405042023-07-07T16:37:48Z Design of a linear low drop out (LDO) voltage regulator Lawrence, Jennifer. Siek Liter School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits The drastic increase in the use of battery powered portable devices has required electronic devices to be able to work in low voltage environment. Power management systems are then becoming more crucial in those devices. These power management systems usually contain several low dropout voltage regulators (LDO). In order to fulfil the requirements of the low voltage portable electronic devices, a low voltage, low power LDO was designed in the final year project. However, the issues of the precision of output voltage and transient response tradeoffs with the LDO stability need to be taken care of. The designed LDO works well in the 1.2V supply voltage and produces a stable 0.9V output voltage. An Adaptive Miller Compensation (AMC) technique has been implemented in the LDO design to achieve high stability as well as fast line and load transient responses. Additional external capacitor of 2.2µF and ESR of 50mΩ were also used in the design. The performance of the LDO was verified in Cadence. The settling time of this LDO is less than 5µs and the peak voltage variation is within ±1% of the stable output voltage. Furthermore, simulations with different corner models and temperatures at various load conditions had been performed to verify the LDO stability. From the simulation results, the LDO showed high stability with phase margin > 60 degree at every case. Moreover, the load and line regulation also met the design specifications. Bachelor of Engineering 2010-06-16T03:38:39Z 2010-06-16T03:38:39Z 2010 2010 Final Year Project (FYP) http://hdl.handle.net/10356/40504 en Nanyang Technological University 80 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Lawrence, Jennifer.
Design of a linear low drop out (LDO) voltage regulator
description The drastic increase in the use of battery powered portable devices has required electronic devices to be able to work in low voltage environment. Power management systems are then becoming more crucial in those devices. These power management systems usually contain several low dropout voltage regulators (LDO). In order to fulfil the requirements of the low voltage portable electronic devices, a low voltage, low power LDO was designed in the final year project. However, the issues of the precision of output voltage and transient response tradeoffs with the LDO stability need to be taken care of. The designed LDO works well in the 1.2V supply voltage and produces a stable 0.9V output voltage. An Adaptive Miller Compensation (AMC) technique has been implemented in the LDO design to achieve high stability as well as fast line and load transient responses. Additional external capacitor of 2.2µF and ESR of 50mΩ were also used in the design. The performance of the LDO was verified in Cadence. The settling time of this LDO is less than 5µs and the peak voltage variation is within ±1% of the stable output voltage. Furthermore, simulations with different corner models and temperatures at various load conditions had been performed to verify the LDO stability. From the simulation results, the LDO showed high stability with phase margin > 60 degree at every case. Moreover, the load and line regulation also met the design specifications.
author2 Siek Liter
author_facet Siek Liter
Lawrence, Jennifer.
format Final Year Project
author Lawrence, Jennifer.
author_sort Lawrence, Jennifer.
title Design of a linear low drop out (LDO) voltage regulator
title_short Design of a linear low drop out (LDO) voltage regulator
title_full Design of a linear low drop out (LDO) voltage regulator
title_fullStr Design of a linear low drop out (LDO) voltage regulator
title_full_unstemmed Design of a linear low drop out (LDO) voltage regulator
title_sort design of a linear low drop out (ldo) voltage regulator
publishDate 2010
url http://hdl.handle.net/10356/40504
_version_ 1772825887702515712