Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
In this dissertation, we propose three novel low power 16-bit circuit modules for the datapath of an FIR filter: (i) Multiplierless-based Multiplier, (ii) 2's-Complement-In-Sign-Magnitude-Out Adder, and (iii) Latch Accumulator.
Saved in:
Main Author: | Chua, Chien Chung. |
---|---|
Other Authors: | Gwee, Bah Hwee |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4174 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008) -
Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
by: Chang, Khia Ho.
Published: (2008) -
Algorithms for synthesis and optimization of multiplierless FIR filters
by: Xu, Fei
Published: (2011) -
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
by: Gwee, Bah Hwee, et al.
Published: (2010) -
Bit-level multiplierless FIR filter optimization incorporating sparse filter technique
by: Ye, Wen Bin, et al.
Published: (2014)