Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
In this dissertation, we propose three novel low power 16-bit circuit modules for the datapath of an FIR filter: (i) Multiplierless-based Multiplier, (ii) 2's-Complement-In-Sign-Magnitude-Out Adder, and (iii) Latch Accumulator.
Saved in:
主要作者: | Chua, Chien Chung. |
---|---|
其他作者: | Gwee, Bah Hwee |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/4174 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
由: Chua, Chien Chung.
出版: (2008) -
Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
由: Chang, Khia Ho.
出版: (2008) -
Algorithms for synthesis and optimization of multiplierless FIR filters
由: Xu, Fei
出版: (2011) -
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
由: Gwee, Bah Hwee, et al.
出版: (2010) -
Bit-level multiplierless FIR filter optimization incorporating sparse filter technique
由: Ye, Wen Bin, et al.
出版: (2014)