Text this: High performance architecture for move generation in computer chess : an FPGA based implementation

  ______   _    _    __   __     ___      _____   
 /_____// | || | ||  \ \\/ //   / _ \\   /  ___|| 
 `____ `  | || | ||   \   //   | / \ || | // __   
 /___//   | \\_/ ||   / . \\   | \_/ || | \\_\ || 
 `__ `     \____//   /_//\_\\   \___//   \____//  
 /_//       `---`    `-`  --`   `---`     `---`   
 `-`