Text this: High performance architecture for move generation in computer chess : an FPGA based implementation

  ______    _____   __    __   __   __   _    _   
 /_   _//  |  ___|| \ \\ / //  \ \\/ // | |  | || 
   | ||    | ||__    \ \/ //    \ ` //  | |/\| || 
  _| ||    | ||__     \  //      | ||   |  /\  || 
 /__//     |_____||    \//       |_||   |_// \_|| 
 `--`      `-----`      `        `-`'   `-`   `-`