Model of synchronizer and desynchronizer system to investigate the effect of different pulse stuffing techniques in SONET/SDH networks
The subject of this thesis is building a stimulation model of the synchronizer from scratch in an attempt to get closer to a more realistic hardware implementation.
Saved in:
Main Author: | Chakravarty, Barish |
---|---|
Other Authors: | Abeysekera, Saman S. |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4624 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Simulation study of packet loss for MPLS networks of new transport services for next generation SONET/SDH systems
by: Tay, Wee Meng.
Published: (2008) -
Design of a low-voltage low-power CMOS phase detector for SONET/SDH standards
by: Wu, Rui
Published: (2008) -
Achieving seamless and scalable ethernet networks using ethernet over SONET
by: Jape, Milind
Published: (2008) -
Desynchronization and on-off intermittency in complex networks
by: Wang, X., et al.
Published: (2014) -
Investigation on multicast traffic grooming techniques in WDM networks
by: Wang, Yupu.
Published: (2012)