Test methods for gals processor
58 p.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Published: |
2011
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/46841 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| id |
sg-ntu-dr.10356-46841 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-468412023-07-04T16:03:10Z Test methods for gals processor Ye Myat Thu. Gwee Bah Hwee School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits 58 p. As the feature size of the transistor gate reduces, the on-chip clock frequency can increase. The circuit design with conventional synchronous design method becomes a challenging task with regards to clock distribution and skew, especially at high clock frequencies. Furthermore, the power delivery and noise issues become more severe. A fully asynchronous design method could overcome these problems but suffers from significant overhead in terms of execution time and hardware. Moreover, the asynchronous design suffers the lack of design tools. The GALS based approach partitions the system into synchronous modules and uses a handshake protocol for communications. Hence, GALS uses a divide-and-conquer approach that significantly improves the design efficiency [12]. The synchronous modules are encapsulated in order to further reduce the complexity. Master of Science (Electronics) 2011-12-23T10:00:10Z 2011-12-23T10:00:10Z 2010 2010 Thesis http://hdl.handle.net/10356/46841 Nanyang Technological University application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Ye Myat Thu. Test methods for gals processor |
| description |
58 p. |
| author2 |
Gwee Bah Hwee |
| author_facet |
Gwee Bah Hwee Ye Myat Thu. |
| format |
Theses and Dissertations |
| author |
Ye Myat Thu. |
| author_sort |
Ye Myat Thu. |
| title |
Test methods for gals processor |
| title_short |
Test methods for gals processor |
| title_full |
Test methods for gals processor |
| title_fullStr |
Test methods for gals processor |
| title_full_unstemmed |
Test methods for gals processor |
| title_sort |
test methods for gals processor |
| publishDate |
2011 |
| url |
http://hdl.handle.net/10356/46841 |
| _version_ |
1772827427503865856 |