Design and implementation of an image processing system on FPGA
The median filter algorithm and the connected component labeling algorithm are the base components of many higher level image processing algorithms. In this study, an image processing system, integrated with a median filter module and a connected component labeling module, is implemented in a field...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/53046 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| id |
sg-ntu-dr.10356-53046 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-530462023-07-04T16:38:12Z Design and implementation of an image processing system on FPGA Li, Zhichen. Jong Ching Chuen School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering The median filter algorithm and the connected component labeling algorithm are the base components of many higher level image processing algorithms. In this study, an image processing system, integrated with a median filter module and a connected component labeling module, is implemented in a field programmable gate array (FPGA) device. Master of Science (Electronics) 2013-05-29T08:24:47Z 2013-05-29T08:24:47Z 2012 2012 Thesis http://hdl.handle.net/10356/53046 en 93 p. application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| language |
English |
| topic |
DRNTU::Engineering::Electrical and electronic engineering |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering Li, Zhichen. Design and implementation of an image processing system on FPGA |
| description |
The median filter algorithm and the connected component labeling algorithm are the base components of many higher level image processing algorithms. In this study, an image processing system, integrated with a median filter module and a connected component labeling module, is implemented in a field programmable gate array (FPGA) device. |
| author2 |
Jong Ching Chuen |
| author_facet |
Jong Ching Chuen Li, Zhichen. |
| format |
Theses and Dissertations |
| author |
Li, Zhichen. |
| author_sort |
Li, Zhichen. |
| title |
Design and implementation of an image processing system on FPGA |
| title_short |
Design and implementation of an image processing system on FPGA |
| title_full |
Design and implementation of an image processing system on FPGA |
| title_fullStr |
Design and implementation of an image processing system on FPGA |
| title_full_unstemmed |
Design and implementation of an image processing system on FPGA |
| title_sort |
design and implementation of an image processing system on fpga |
| publishDate |
2013 |
| url |
http://hdl.handle.net/10356/53046 |
| _version_ |
1772825311695601664 |