Hardware implementation of optimum channel codes

• Main Author: Sunish Bharathan.
• Other Authors: School of Electrical and Electronic Engineering
• Format: Theses and Dissertations
• Language: English
• Published: 2013
• Subjects: DRNTU::Engineering::Electrical and electronic engineering
• Online Access: http://hdl.handle.net/10356/53479
• Institution: Nanyang Technological University

Applications of signal processing have engendered numerous breakthroughs in science and technology, transforming mundane lifestyles to a whole new dimension of comfort and indulgence that includes mobile broadband, high definition streaming, etc. One important aspect of signal processing that contributed to such luxuries is the channel coding, which is evident in our daily usage, ranging from mobile phone to satellite communications. Recently, a special class of block codes, known as Low Density Parity Check (LDPC) codes, has piqued interest upon many researchers for its capacity approaching performance as well as the speed of its decoding algorithm that transcends most existing channel codes.