On-chip energy monitor design with low dropout regulator in 65nm
Energy consumption in battery-operated applications has been the key focus in IC design. It is being widely investigated to decide on the minimum operating voltage. A minimum energy point can be achieved when the operating voltage is in the subthreshold regime. The subthreshold operation...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Theses and Dissertations |
| 語言: | English |
| 出版: |
2014
|
| 主題: | |
| 在線閱讀: | http://hdl.handle.net/10356/55368 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 機構: | Nanyang Technological University |
| 語言: | English |
| 總結: | Energy consumption in battery-operated applications has been the key focus in IC
design. It is being widely investigated to decide on the minimum operating voltage.
A minimum energy point can be achieved when the operating voltage is in the
subthreshold regime.
The subthreshold operation is being used to achieve significant energy savings for
low performance circuits. The energy versus the supply voltage curve shows a
minimum point and this is the minimum energy point. A literature review on this is
studied and briefly explained.
The minimum energy point is a function of load and temperature and changes with
change in load and temperature. A tracking loop to track the MEP with respect to
these changes is designed using Cadence and simulated. Few changes to the state of
the art literature are suggested and implemented.
Thesis Supervisor: Asst Prof. Kim Tae Hyoung
Thesis Title: On-chip Energy Monitor Design with Low Dropout Regulator in 65nm |
|---|