IDEF* modeling of an IC assembly process

The objective of this project is to develop a detailed description of an IC asembly process in a local semiconductor company from five different views using the IDEF* methodology.

Saved in:
Bibliographic Details
Main Author: Cui, Xiaodong
Other Authors: Ang, Cheng Leong
Format: Theses and Dissertations
Published: 2008
Subjects:
Online Access:http://hdl.handle.net/10356/5664
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
id sg-ntu-dr.10356-5664
record_format dspace
spelling sg-ntu-dr.10356-56642023-03-11T17:14:20Z IDEF* modeling of an IC assembly process Cui, Xiaodong Ang, Cheng Leong School of Mechanical and Production Engineering DRNTU::Engineering::Manufacturing::Production management The objective of this project is to develop a detailed description of an IC asembly process in a local semiconductor company from five different views using the IDEF* methodology. Master of Science (Computer Integrated Manufacturing) 2008-09-17T10:56:09Z 2008-09-17T10:56:09Z 2001 2001 Thesis http://hdl.handle.net/10356/5664 Nanyang Technological University application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
topic DRNTU::Engineering::Manufacturing::Production management
spellingShingle DRNTU::Engineering::Manufacturing::Production management
Cui, Xiaodong
IDEF* modeling of an IC assembly process
description The objective of this project is to develop a detailed description of an IC asembly process in a local semiconductor company from five different views using the IDEF* methodology.
author2 Ang, Cheng Leong
author_facet Ang, Cheng Leong
Cui, Xiaodong
format Theses and Dissertations
author Cui, Xiaodong
author_sort Cui, Xiaodong
title IDEF* modeling of an IC assembly process
title_short IDEF* modeling of an IC assembly process
title_full IDEF* modeling of an IC assembly process
title_fullStr IDEF* modeling of an IC assembly process
title_full_unstemmed IDEF* modeling of an IC assembly process
title_sort idef* modeling of an ic assembly process
publishDate 2008
url http://hdl.handle.net/10356/5664
_version_ 1761781744144482304