Over-current protection circuit design for DC-DC converter in space applications
Presently a major concern about electronic devices operating in space environment is the radiation effects induced by high energetic particles ionizing inside the devices. In order to eliminate these effects, there are two approaches, namely radiation hardened by process and radiation hardened by de...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/60809 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-60809 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-608092023-07-07T19:17:57Z Over-current protection circuit design for DC-DC converter in space applications Long, Jiru Chang Joseph Sylvester School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Presently a major concern about electronic devices operating in space environment is the radiation effects induced by high energetic particles ionizing inside the devices. In order to eliminate these effects, there are two approaches, namely radiation hardened by process and radiation hardened by design. This Final Year Project proposed an efficient and robust design of over-current protection scheme, with high immunity against many radiation effects, such as Single Event Latchup, Single Event Upset and Total Ionizing Dose. The major function of the circuit is to protect power supply and load ICs against Single Event Latchup. A constant transconductance self-biasing circuit is designed to mitigate Total Ionizing Dose effect. A robust radiation hardened voltage reference is designed with a high PSRR of 110 dB and a temperature coefficient of 9.9ppm/°C in the temperature range from -40°C to 125°C. A triple modular redundancy technique is implemented in digital circuitry to enhance the immunity against Single Event Upset. The proposed design is verified using 0.18μm CMOS process. On the basis of Cadence simulation, the circuit is capable of accurately sensing load current and protecting the load when latchup occurs by setting a power cycle of 5ms enough for the load recovering from latchup state. The idea of this over-current protection circuit is verified by testing the hardware prototype. In summary, this proposed design can meet all the objectives of the project and provide the insight and guidance of radiation hardened by design. Bachelor of Engineering 2014-05-30T07:49:40Z 2014-05-30T07:49:40Z 2014 2014 Final Year Project (FYP) http://hdl.handle.net/10356/60809 en Nanyang Technological University 48 p. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Long, Jiru Over-current protection circuit design for DC-DC converter in space applications |
description |
Presently a major concern about electronic devices operating in space environment is the radiation effects induced by high energetic particles ionizing inside the devices. In order to eliminate these effects, there are two approaches, namely radiation hardened by process and radiation hardened by design. This Final Year Project proposed an efficient and robust design of over-current protection scheme, with high immunity against many radiation effects, such as Single Event Latchup, Single Event Upset and Total Ionizing Dose. The major function of the circuit is to protect power supply and load ICs against Single Event Latchup. A constant transconductance self-biasing circuit is designed to mitigate Total Ionizing Dose effect. A robust radiation hardened voltage reference is designed with a high PSRR of 110 dB and a temperature coefficient of 9.9ppm/°C in the temperature range from -40°C to 125°C. A triple modular redundancy technique is implemented in digital circuitry to enhance the immunity against Single Event Upset. The proposed design is verified using 0.18μm CMOS process. On the basis of Cadence simulation, the circuit is capable of accurately sensing load current and protecting the load when latchup occurs by setting a power cycle of 5ms enough for the load recovering from latchup state. The idea of this over-current protection circuit is verified by testing the hardware prototype. In summary, this proposed design can meet all the objectives of the project and provide the insight and guidance of radiation hardened by design. |
author2 |
Chang Joseph Sylvester |
author_facet |
Chang Joseph Sylvester Long, Jiru |
format |
Final Year Project |
author |
Long, Jiru |
author_sort |
Long, Jiru |
title |
Over-current protection circuit design for DC-DC converter in space applications |
title_short |
Over-current protection circuit design for DC-DC converter in space applications |
title_full |
Over-current protection circuit design for DC-DC converter in space applications |
title_fullStr |
Over-current protection circuit design for DC-DC converter in space applications |
title_full_unstemmed |
Over-current protection circuit design for DC-DC converter in space applications |
title_sort |
over-current protection circuit design for dc-dc converter in space applications |
publishDate |
2014 |
url |
http://hdl.handle.net/10356/60809 |
_version_ |
1772828838069272576 |