Digital controller design of class-D amplifier

The digital Class-D amplifiers are more and more prevalent in audio applications.A digital Class-D amp has several advantages: high power conversion efficiency, low heat dissipation and small scale. The biggest advantage of digital control is that all signals from the processor to the controlled obj...

Full description

Saved in:
Bibliographic Details
Main Author: Wang, Zhaotian
Other Authors: Yu Jun
Format: Final Year Project
Language:English
Published: 2015
Subjects:
Online Access:http://hdl.handle.net/10356/64229
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-64229
record_format dspace
spelling sg-ntu-dr.10356-642292023-07-07T15:47:39Z Digital controller design of class-D amplifier Wang, Zhaotian Yu Jun Goh Wang Ling School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering The digital Class-D amplifiers are more and more prevalent in audio applications.A digital Class-D amp has several advantages: high power conversion efficiency, low heat dissipation and small scale. The biggest advantage of digital control is that all signals from the processor to the controlled object are in digital, without further digital-analog conversion process. The anti-jamming capability against noise is also greatly enhanced.In general, a digital Class-D amplifier includes a pulse width modulator and an output stage. The aim of the project is to design the digital controller and write the corresponding Verilog code. To be more specific, the project has two main parts. The first part of this project concentrated on the design of the linear interpolation sampling process (LI). The first part also showed a parallel divider design in the LI sampling process. The second part focused on the PWM generator. Besides, the corresponding Verilog code has been written and simulated in Modelsim SE. Bachelor of Engineering 2015-05-25T06:56:00Z 2015-05-25T06:56:00Z 2015 2015 Final Year Project (FYP) http://hdl.handle.net/10356/64229 en Nanyang Technological University 55 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Wang, Zhaotian
Digital controller design of class-D amplifier
description The digital Class-D amplifiers are more and more prevalent in audio applications.A digital Class-D amp has several advantages: high power conversion efficiency, low heat dissipation and small scale. The biggest advantage of digital control is that all signals from the processor to the controlled object are in digital, without further digital-analog conversion process. The anti-jamming capability against noise is also greatly enhanced.In general, a digital Class-D amplifier includes a pulse width modulator and an output stage. The aim of the project is to design the digital controller and write the corresponding Verilog code. To be more specific, the project has two main parts. The first part of this project concentrated on the design of the linear interpolation sampling process (LI). The first part also showed a parallel divider design in the LI sampling process. The second part focused on the PWM generator. Besides, the corresponding Verilog code has been written and simulated in Modelsim SE.
author2 Yu Jun
author_facet Yu Jun
Wang, Zhaotian
format Final Year Project
author Wang, Zhaotian
author_sort Wang, Zhaotian
title Digital controller design of class-D amplifier
title_short Digital controller design of class-D amplifier
title_full Digital controller design of class-D amplifier
title_fullStr Digital controller design of class-D amplifier
title_full_unstemmed Digital controller design of class-D amplifier
title_sort digital controller design of class-d amplifier
publishDate 2015
url http://hdl.handle.net/10356/64229
_version_ 1772825758884954112