Reconfigurable baseband design for multi-mode, multi-rate wireless communication

Low-density parity-check code (LDPC code) is a kind of linear block error-correcting code defined by sparse matrices. When the code is long enough, the performance of LPDC codes is even better than Turbo codes, which has made it a strong competitor of the fourth-generation communication systems (...

Full description

Saved in:
Bibliographic Details
Main Author: Zhang, Yun
Other Authors: Goh Wang Ling
Format: Theses and Dissertations
Language:English
Published: 2015
Subjects:
Online Access:http://hdl.handle.net/10356/65067
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-65067
record_format dspace
spelling sg-ntu-dr.10356-650672023-07-04T15:47:03Z Reconfigurable baseband design for multi-mode, multi-rate wireless communication Zhang, Yun Goh Wang Ling School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering Low-density parity-check code (LDPC code) is a kind of linear block error-correcting code defined by sparse matrices. When the code is long enough, the performance of LPDC codes is even better than Turbo codes, which has made it a strong competitor of the fourth-generation communication systems ( 4G). It has been adopted by many advanced standards, such as digital video broadcasting (DVB-S2). In recent years, LDPC codes have become one of the hottest topics in the field of error-correcting codes. This dissertation shows studies on the theory of encoding and decoding algorithms of LDPC codes and its hardware design and implementation. The main decoding algorithms introduced in this dissertation are Bit-Flipping algorithm, Sum-Product algorithm and Min-Sum algorithm. These algorithms decide the architecture and performance of the decoder. There are mainly three architectures. They are fully parallel, row-parallel and block-parallel architectures. Current research work on LDPC decoders mainly focuses on four aspects: structured LDPC codes, error floor reduction, reconfigurable decoder design and routing congestion reduction. According to the Tanner graph, the processors of the rows and columns are connected directly in a fully parallel decoder, which could provide high through puts. However, implementing the decoder is quite challenging due to the high interconnect complexity in terms of row and column processors. To solve this problem, a method called "Split-Row" is proposed, which significantly reduce processor logical complexity, local and global interconnections. Finally, a fully parallel decoder is implemented by using Verilog HDL, according to corresponding structures. Master of Science 2015-06-12T08:54:30Z 2015-06-12T08:54:30Z 2014 2014 Thesis http://hdl.handle.net/10356/65067 en 74 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Zhang, Yun
Reconfigurable baseband design for multi-mode, multi-rate wireless communication
description Low-density parity-check code (LDPC code) is a kind of linear block error-correcting code defined by sparse matrices. When the code is long enough, the performance of LPDC codes is even better than Turbo codes, which has made it a strong competitor of the fourth-generation communication systems ( 4G). It has been adopted by many advanced standards, such as digital video broadcasting (DVB-S2). In recent years, LDPC codes have become one of the hottest topics in the field of error-correcting codes. This dissertation shows studies on the theory of encoding and decoding algorithms of LDPC codes and its hardware design and implementation. The main decoding algorithms introduced in this dissertation are Bit-Flipping algorithm, Sum-Product algorithm and Min-Sum algorithm. These algorithms decide the architecture and performance of the decoder. There are mainly three architectures. They are fully parallel, row-parallel and block-parallel architectures. Current research work on LDPC decoders mainly focuses on four aspects: structured LDPC codes, error floor reduction, reconfigurable decoder design and routing congestion reduction. According to the Tanner graph, the processors of the rows and columns are connected directly in a fully parallel decoder, which could provide high through puts. However, implementing the decoder is quite challenging due to the high interconnect complexity in terms of row and column processors. To solve this problem, a method called "Split-Row" is proposed, which significantly reduce processor logical complexity, local and global interconnections. Finally, a fully parallel decoder is implemented by using Verilog HDL, according to corresponding structures.
author2 Goh Wang Ling
author_facet Goh Wang Ling
Zhang, Yun
format Theses and Dissertations
author Zhang, Yun
author_sort Zhang, Yun
title Reconfigurable baseband design for multi-mode, multi-rate wireless communication
title_short Reconfigurable baseband design for multi-mode, multi-rate wireless communication
title_full Reconfigurable baseband design for multi-mode, multi-rate wireless communication
title_fullStr Reconfigurable baseband design for multi-mode, multi-rate wireless communication
title_full_unstemmed Reconfigurable baseband design for multi-mode, multi-rate wireless communication
title_sort reconfigurable baseband design for multi-mode, multi-rate wireless communication
publishDate 2015
url http://hdl.handle.net/10356/65067
_version_ 1772825390167883776