Time-interleaved analog-to-digital converter mismatch compensation using infinite impulse response filters
Time interleaving is an effective method to achieve a high sampling rate by using a bank of low sampling rate analog-to-digital converts (ADCs). The resulting structure is a time-interleaved ADC (TIADC). If the slow ADCs in the TIADC structure are identical and the clock signals driving them are per...
Saved in:
Main Author: | Xu, Saihua |
---|---|
Other Authors: | Lim Yong Ching |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/66397 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of frequency-interleaved ADC with mismatch compensation
by: Qiu, L., et al.
Published: (2014) -
Optimal design of infinite impulse response digital filter banks
by: Chen, Yue
Published: (2014) -
Digital timing mismatch detection and calibration for high-speed time interleaved ADC
by: Ho, Raymond
Published: (2020) -
Timing mismatch calibration for time- interleaved ADC
by: Tan, Clarice Wen Ying
Published: (2019) -
Timing mismatch calibration circuit for high-speed time-interleaved ADCs
by: Liu, Yifei
Published: (2018)