A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid

This project focus on improving the compensation of voltage unbalance in an islanded Microgrid, and includes two main steps. Firstly, by referring to the currently methods, a two-level control scheme will be built, which generates an unbalance compensation reference (UCR) in secondary control level...

Full description

Saved in:
Bibliographic Details
Main Author: Chen, Yihang
Other Authors: Wen Changyun
Format: Final Year Project
Language:English
Published: 2016
Subjects:
Online Access:http://hdl.handle.net/10356/67839
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-67839
record_format dspace
spelling sg-ntu-dr.10356-678392023-07-07T15:58:37Z A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid Chen, Yihang Wen Changyun School of Electrical and Electronic Engineering DRNTU::Engineering This project focus on improving the compensation of voltage unbalance in an islanded Microgrid, and includes two main steps. Firstly, by referring to the currently methods, a two-level control scheme will be built, which generates an unbalance compensation reference (UCR) in secondary control level and feeds it to local controller in primary level. Moreover, this project will consider the situation where some new distributed generators (DG) are immediately joined into the grid, leading to large overshoot or undershoot power. In order to decrease this impact, a grid synchronization phase-locked loop (PLL) method will be used. Bachelor of Engineering 2016-05-21T07:15:13Z 2016-05-21T07:15:13Z 2016 Final Year Project (FYP) http://hdl.handle.net/10356/67839 en Nanyang Technological University 50 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering
spellingShingle DRNTU::Engineering
Chen, Yihang
A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
description This project focus on improving the compensation of voltage unbalance in an islanded Microgrid, and includes two main steps. Firstly, by referring to the currently methods, a two-level control scheme will be built, which generates an unbalance compensation reference (UCR) in secondary control level and feeds it to local controller in primary level. Moreover, this project will consider the situation where some new distributed generators (DG) are immediately joined into the grid, leading to large overshoot or undershoot power. In order to decrease this impact, a grid synchronization phase-locked loop (PLL) method will be used.
author2 Wen Changyun
author_facet Wen Changyun
Chen, Yihang
format Final Year Project
author Chen, Yihang
author_sort Chen, Yihang
title A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
title_short A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
title_full A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
title_fullStr A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
title_full_unstemmed A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
title_sort grid synchronization pll method for distributed voltage unbalance compensation in an islanded microgrid
publishDate 2016
url http://hdl.handle.net/10356/67839
_version_ 1772826231208673280