The design of a fully active on-chip wireless charging rectifier
This paper presents an efficiency-enhanced rectifier integrated for wireless power transfer system that will be utilized in wireless device applications. The design of the proposed rectifier is implemented in the 0.18µm CMOS technology. Cross-coupled connections are adopted to a pair of pMOS p...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project |
| Language: | English |
| Published: |
2016
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/67892 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | This paper presents an efficiency-enhanced rectifier integrated for wireless power
transfer system that will be utilized in wireless device applications. The design of the
proposed rectifier is implemented in the 0.18µm CMOS technology. Cross-coupled
connections are adopted to a pair of pMOS power transistors while the switching of a
pair of nMOS power transistors are controlled by unbalanced-biased comparators to
reduce the total voltage drop along the conducting path. Additionally, unidirectional
flow of current to the load is constantly maintained. The designed unbalanced-biased
comparators aims to minimize the reverse leakage current that will improve the
rectifier power efficiency. The proposed rectifier generates a maximum load current of
100mA while achieving a VCE of 71.4% along with a PCE of at least 79% with a
1MHz input supply of 7 V amplitude. |
|---|