ADC architectures for low power analog machine learning
With the advent of the concept of Internet of Things (IoT) that aims to wirelessly connect “all” devices, there is a growing need for low-power machine learning systems that can refine the data at the source and transmit only the refined information. Such a system where intelligence is embedded at t...
Saved in:
Main Author: | David Bose, Christin |
---|---|
Other Authors: | Arindam Basu |
Format: | Final Year Project |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/68254 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Adiabatic comparator for analog-to-digital converter (ADC)
by: Sanket Gupta.
Published: (2011) -
Low power ADC design
by: New, Jin Rui
Published: (2020) -
Low-power comparator-based pipelined ADC
by: Liew, Tien Wei.
Published: (2011) -
Low power SAR ADC designs for sensing applications
by: Yang, Yongkui
Published: (2017) -
The successive approximation register (SAR) analog to digital converter (ADC)
by: Yap, Xuan Yu
Published: (2019)