Design of high-speed low-dropout output capacitorless regulator for digital systems

Power management has increased enormously in the electronic industry with the prosperity of portable applications such as smart phones, laptops and PADs. Each digital system needs many power management blocks to supply various subsystems to increase the system stability and prolong the operationa...

Full description

Saved in:
Bibliographic Details
Main Author: Li, Chengpeng
Other Authors: School of Electrical and Electronic Engineering
Format: Theses and Dissertations
Language:English
Published: 2016
Subjects:
Online Access:http://hdl.handle.net/10356/68743
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-68743
record_format dspace
spelling sg-ntu-dr.10356-687432023-07-04T15:04:17Z Design of high-speed low-dropout output capacitorless regulator for digital systems Li, Chengpeng School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering Power management has increased enormously in the electronic industry with the prosperity of portable applications such as smart phones, laptops and PADs. Each digital system needs many power management blocks to supply various subsystems to increase the system stability and prolong the operational life time of the device. Low dropout (LDO) voltage regulators are commonly used circuits to supply stable and low voltage output. The traditional LDO regulator needs a large output capacitor, in the range of microfarads, to reduce the output voltage variation. This will increase the chip pin number and occupy a large area of the printed circuit board (PCB) which leads to the increase of cost. Hence, an output capacitor-less LDO regulator is presented in this dissertation. The proposed LDO regulator adopts dual-loop structure with self-adaptive topology and delay discharge circuit. It aims to apply for low-voltage systems that require fast transient LDO regulator in heavy capacitor load environment. It is designed to operate from 0.75V to 1.2V supply on the basis of UMC 65nm technology. It provides 0.5V output voltage with 49.4 pA quiescent current. The output voltage changes less than 50mV when the load current increases from OmA to IOmA in 100ps. The proposed LDO regulator can also drive a wide range of capacitance load from 470pF to lOnF. The simulation results have shown that the proposed LDO regulator have achieved the best figure-of-merit (FOM) value with respect to the published works. Besides, the LDO regulator has small settling time. It is also not sensitive to the process variation as well as load capacitance. As a result, the LDO regulator is useful for digital system for fully on-chip solution. Master of Science (Electronics) 2016-05-31T07:57:21Z 2016-05-31T07:57:21Z 2016 Thesis http://hdl.handle.net/10356/68743 en 86 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Li, Chengpeng
Design of high-speed low-dropout output capacitorless regulator for digital systems
description Power management has increased enormously in the electronic industry with the prosperity of portable applications such as smart phones, laptops and PADs. Each digital system needs many power management blocks to supply various subsystems to increase the system stability and prolong the operational life time of the device. Low dropout (LDO) voltage regulators are commonly used circuits to supply stable and low voltage output. The traditional LDO regulator needs a large output capacitor, in the range of microfarads, to reduce the output voltage variation. This will increase the chip pin number and occupy a large area of the printed circuit board (PCB) which leads to the increase of cost. Hence, an output capacitor-less LDO regulator is presented in this dissertation. The proposed LDO regulator adopts dual-loop structure with self-adaptive topology and delay discharge circuit. It aims to apply for low-voltage systems that require fast transient LDO regulator in heavy capacitor load environment. It is designed to operate from 0.75V to 1.2V supply on the basis of UMC 65nm technology. It provides 0.5V output voltage with 49.4 pA quiescent current. The output voltage changes less than 50mV when the load current increases from OmA to IOmA in 100ps. The proposed LDO regulator can also drive a wide range of capacitance load from 470pF to lOnF. The simulation results have shown that the proposed LDO regulator have achieved the best figure-of-merit (FOM) value with respect to the published works. Besides, the LDO regulator has small settling time. It is also not sensitive to the process variation as well as load capacitance. As a result, the LDO regulator is useful for digital system for fully on-chip solution.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Li, Chengpeng
format Theses and Dissertations
author Li, Chengpeng
author_sort Li, Chengpeng
title Design of high-speed low-dropout output capacitorless regulator for digital systems
title_short Design of high-speed low-dropout output capacitorless regulator for digital systems
title_full Design of high-speed low-dropout output capacitorless regulator for digital systems
title_fullStr Design of high-speed low-dropout output capacitorless regulator for digital systems
title_full_unstemmed Design of high-speed low-dropout output capacitorless regulator for digital systems
title_sort design of high-speed low-dropout output capacitorless regulator for digital systems
publishDate 2016
url http://hdl.handle.net/10356/68743
_version_ 1772827645482893312