Security analysis on memory ICs

Static Random-Access Memory (SRAM) has been widely applied in electronic devices to generate and store sensitive information such as secret key and password for hardware security applications. The SRAM is believed to be more secure than any other storage devices because of its volatile properties wh...

Full description

Saved in:
Bibliographic Details
Main Author: Chai, Yih Xi
Other Authors: Gwee Bah Hwee
Format: Final Year Project
Language:English
Published: 2018
Subjects:
Online Access:http://hdl.handle.net/10356/75184
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-75184
record_format dspace
spelling sg-ntu-dr.10356-751842023-07-07T17:42:39Z Security analysis on memory ICs Chai, Yih Xi Gwee Bah Hwee School of Electrical and Electronic Engineering Ho Weng Geng DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Static Random-Access Memory (SRAM) has been widely applied in electronic devices to generate and store sensitive information such as secret key and password for hardware security applications. The SRAM is believed to be more secure than any other storage devices because of its volatile properties where the stored information will be lost when the SRAM is powered-off. However, data imprinting effect has been proven by many researchers using different approaches that the data was retained in the memory cells even after turned-off for a long period. This effect is considered as one of the major security concerns where the sensitive data could be recovered by attackers. An experiment was implemented by storing an 8-bits grayscale image into the 3 commercial SRAM chips from different manufacturers, i.e. Amic, Lyontek, Cypress, followed by stressing it in high voltage and high temperature environment for 40 hours. The vulnerability of the SRAM chips is evaluated by comparing the initial power-on data and the final power-on data after 40 stressing hours. Based on the measurement results, the original image cannot be recovered for all 3 SRAM chips. However, a positive trend is observed in Amic’s SRAM chip where more information could be possibly revealed with longer stressing hours. Bachelor of Engineering 2018-05-30T01:26:26Z 2018-05-30T01:26:26Z 2018 Final Year Project (FYP) http://hdl.handle.net/10356/75184 en Nanyang Technological University 51 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Chai, Yih Xi
Security analysis on memory ICs
description Static Random-Access Memory (SRAM) has been widely applied in electronic devices to generate and store sensitive information such as secret key and password for hardware security applications. The SRAM is believed to be more secure than any other storage devices because of its volatile properties where the stored information will be lost when the SRAM is powered-off. However, data imprinting effect has been proven by many researchers using different approaches that the data was retained in the memory cells even after turned-off for a long period. This effect is considered as one of the major security concerns where the sensitive data could be recovered by attackers. An experiment was implemented by storing an 8-bits grayscale image into the 3 commercial SRAM chips from different manufacturers, i.e. Amic, Lyontek, Cypress, followed by stressing it in high voltage and high temperature environment for 40 hours. The vulnerability of the SRAM chips is evaluated by comparing the initial power-on data and the final power-on data after 40 stressing hours. Based on the measurement results, the original image cannot be recovered for all 3 SRAM chips. However, a positive trend is observed in Amic’s SRAM chip where more information could be possibly revealed with longer stressing hours.
author2 Gwee Bah Hwee
author_facet Gwee Bah Hwee
Chai, Yih Xi
format Final Year Project
author Chai, Yih Xi
author_sort Chai, Yih Xi
title Security analysis on memory ICs
title_short Security analysis on memory ICs
title_full Security analysis on memory ICs
title_fullStr Security analysis on memory ICs
title_full_unstemmed Security analysis on memory ICs
title_sort security analysis on memory ics
publishDate 2018
url http://hdl.handle.net/10356/75184
_version_ 1772826171866611712