Common-mode voltage reduction for 2-level voltage source inverter in parallel

Pulse-Width-Modulation (PWM) control algorithms are commonly used in AC motors. However, in some cases the PWM itself may cause the bearing failures in electric drives, for which the common-mode voltage and current could be accounted. To reduce the common-mode voltage (CMV), both passive and active...

Full description

Saved in:
Bibliographic Details
Main Author: Huang, Shaojun
Other Authors: See Kye Yak
Format: Theses and Dissertations
Language:English
Published: 2018
Subjects:
Online Access:http://hdl.handle.net/10356/75971
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-75971
record_format dspace
spelling sg-ntu-dr.10356-759712023-07-04T15:56:28Z Common-mode voltage reduction for 2-level voltage source inverter in parallel Huang, Shaojun See Kye Yak School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering Pulse-Width-Modulation (PWM) control algorithms are commonly used in AC motors. However, in some cases the PWM itself may cause the bearing failures in electric drives, for which the common-mode voltage and current could be accounted. To reduce the common-mode voltage (CMV), both passive and active methods can be used, but active methods can be utilized without increasing the cost or adding the weight of the system. Besides, parallel inverters can provide more flexibility and reliability than single inverter in application. Based on this topic, the dissertation focuses on the effort of reducing the CMV in parallel inverters by using active methods, which are about the improvement from PWM. Following the methods used in single inverter, the dissertation further explores the possibility of generating a new method based on SVPWM to minimize the CMV in parallel inverters. To accomplish the goal, the dissertation reviews the aspects that should be concerned about for parallel inverters, including control methods and the loop current. Based on the parallel topology, a zero common mode voltage pulse width modulation (ZCMV-PWM) is proposed and the detail of its theory is presented, including the errors and adjustment when deducing this method. Finally, all the control methods are successfully verified by MATLAB/SIMULINK in different models built by the dissertation. And the results of them are taken to make comparison in the point of CMV reduction, quality of output current and loop current. The conclusion is that among the three control methods, which are SVPWM, AZSPWM1 and ZCMV-PWM, ZCMV-PWM performs the best result in CMV reduction and quality of output current, but not in the perspective of loop current. Master of Science (Power Engineering) 2018-09-11T05:10:14Z 2018-09-11T05:10:14Z 2018 Thesis http://hdl.handle.net/10356/75971 en 88 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Huang, Shaojun
Common-mode voltage reduction for 2-level voltage source inverter in parallel
description Pulse-Width-Modulation (PWM) control algorithms are commonly used in AC motors. However, in some cases the PWM itself may cause the bearing failures in electric drives, for which the common-mode voltage and current could be accounted. To reduce the common-mode voltage (CMV), both passive and active methods can be used, but active methods can be utilized without increasing the cost or adding the weight of the system. Besides, parallel inverters can provide more flexibility and reliability than single inverter in application. Based on this topic, the dissertation focuses on the effort of reducing the CMV in parallel inverters by using active methods, which are about the improvement from PWM. Following the methods used in single inverter, the dissertation further explores the possibility of generating a new method based on SVPWM to minimize the CMV in parallel inverters. To accomplish the goal, the dissertation reviews the aspects that should be concerned about for parallel inverters, including control methods and the loop current. Based on the parallel topology, a zero common mode voltage pulse width modulation (ZCMV-PWM) is proposed and the detail of its theory is presented, including the errors and adjustment when deducing this method. Finally, all the control methods are successfully verified by MATLAB/SIMULINK in different models built by the dissertation. And the results of them are taken to make comparison in the point of CMV reduction, quality of output current and loop current. The conclusion is that among the three control methods, which are SVPWM, AZSPWM1 and ZCMV-PWM, ZCMV-PWM performs the best result in CMV reduction and quality of output current, but not in the perspective of loop current.
author2 See Kye Yak
author_facet See Kye Yak
Huang, Shaojun
format Theses and Dissertations
author Huang, Shaojun
author_sort Huang, Shaojun
title Common-mode voltage reduction for 2-level voltage source inverter in parallel
title_short Common-mode voltage reduction for 2-level voltage source inverter in parallel
title_full Common-mode voltage reduction for 2-level voltage source inverter in parallel
title_fullStr Common-mode voltage reduction for 2-level voltage source inverter in parallel
title_full_unstemmed Common-mode voltage reduction for 2-level voltage source inverter in parallel
title_sort common-mode voltage reduction for 2-level voltage source inverter in parallel
publishDate 2018
url http://hdl.handle.net/10356/75971
_version_ 1772827550819549184