Fully integrated DC-DC converter

This dissertation pertains to the design of on-chip inductors for high-frequency fullyintegrated DC-DC converter applications. The converter and inductors are designed using a CMOS 65 nm 6-metal layer technology. In order to increase the inductance on chip, more than one metal layer can be used,...

Full description

Saved in:
Bibliographic Details
Main Author: Chen, Song
Other Authors: Chang Joseph Sylvester
Format: Theses and Dissertations
Language:English
Published: 2018
Subjects:
Online Access:http://hdl.handle.net/10356/76007
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-76007
record_format dspace
spelling sg-ntu-dr.10356-760072023-07-04T15:55:58Z Fully integrated DC-DC converter Chen, Song Chang Joseph Sylvester School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering This dissertation pertains to the design of on-chip inductors for high-frequency fullyintegrated DC-DC converter applications. The converter and inductors are designed using a CMOS 65 nm 6-metal layer technology. In order to increase the inductance on chip, more than one metal layer can be used, and the inductors are oriented in the vertical plane instead of the horizontal plane. These inductors are known as vertical inductors. The high aspect ratio and the high inductance per unit of area are the main advantages of vertical inductors. This dissertation describes the work done on modeling and verifications of a previously proposed vertical inductor. The said inductor has been integrated in a DC-DC converter IC. In this dissertation, the 3D structure of the inductor is designed to provide a clear visualization of the inductor compared to the 2D representation of the inductor layout. Printed Circuit Boards (PCBs) are subsequently designed and fabricated to measure the converter and the inductor. The quality factor (Q), impedance, series resistance, and series inductance of the inductor are measured and plotted. Measurement results show that the inductor achieves 133nH at 100 MHz with Q of 3, the highest inductance of 240 nH at ~150 MHz, and the highest Q of 5.6 at 250 MHz. This vertical inductor is thereafter compared with the optimal spiral inductor --- that can be achieved in theory using the CMOS technology --- whose inductance is 21 nH at 100 MHz with Q of 1.1. Spiral inductors are usually used as the on-chip inductors in fully-integrated DC-DC converters. The comparison shows that the inductance and the Q of the vertical inductor are much larger than those of the optimal spiral inductor. Hence, it can be concluded that the vertical inductor can have potential use in fully-integrated DC-DC converter and various other IC applications. Master of Science (Electronics) 2018-09-12T05:17:14Z 2018-09-12T05:17:14Z 2018 Thesis http://hdl.handle.net/10356/76007 en 65 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Chen, Song
Fully integrated DC-DC converter
description This dissertation pertains to the design of on-chip inductors for high-frequency fullyintegrated DC-DC converter applications. The converter and inductors are designed using a CMOS 65 nm 6-metal layer technology. In order to increase the inductance on chip, more than one metal layer can be used, and the inductors are oriented in the vertical plane instead of the horizontal plane. These inductors are known as vertical inductors. The high aspect ratio and the high inductance per unit of area are the main advantages of vertical inductors. This dissertation describes the work done on modeling and verifications of a previously proposed vertical inductor. The said inductor has been integrated in a DC-DC converter IC. In this dissertation, the 3D structure of the inductor is designed to provide a clear visualization of the inductor compared to the 2D representation of the inductor layout. Printed Circuit Boards (PCBs) are subsequently designed and fabricated to measure the converter and the inductor. The quality factor (Q), impedance, series resistance, and series inductance of the inductor are measured and plotted. Measurement results show that the inductor achieves 133nH at 100 MHz with Q of 3, the highest inductance of 240 nH at ~150 MHz, and the highest Q of 5.6 at 250 MHz. This vertical inductor is thereafter compared with the optimal spiral inductor --- that can be achieved in theory using the CMOS technology --- whose inductance is 21 nH at 100 MHz with Q of 1.1. Spiral inductors are usually used as the on-chip inductors in fully-integrated DC-DC converters. The comparison shows that the inductance and the Q of the vertical inductor are much larger than those of the optimal spiral inductor. Hence, it can be concluded that the vertical inductor can have potential use in fully-integrated DC-DC converter and various other IC applications.
author2 Chang Joseph Sylvester
author_facet Chang Joseph Sylvester
Chen, Song
format Theses and Dissertations
author Chen, Song
author_sort Chen, Song
title Fully integrated DC-DC converter
title_short Fully integrated DC-DC converter
title_full Fully integrated DC-DC converter
title_fullStr Fully integrated DC-DC converter
title_full_unstemmed Fully integrated DC-DC converter
title_sort fully integrated dc-dc converter
publishDate 2018
url http://hdl.handle.net/10356/76007
_version_ 1772826071409885184