Low power ALU design

• Main Author: Jin, Yuhao
• Other Authors: Lau Kim Teen
• Format: Theses and Dissertations
• Language: English
• Published: 2018
• Subjects: DRNTU::Engineering::Electrical and electronic engineering
• Online Access: http://hdl.handle.net/10356/76011
• Institution: Nanyang Technological University

With the growing focuses on the low power design, corresponding studies on low power circuits have become more and more popular. ALU is the basic and crucial component in microprocessors and a 4-bit low power ALU with logic and arithmetic functions is designed. This dissertation focused on the designs of fundamental units and the structure of ALU itself. The simulation, comparison and analysis of existing logic and arithmetic units have been done, including logic AND gate, logic OR gate, logic XOR gate, logic NOT gate, multiplexer, full adder, multiplier and so on. Several techniques have been used for low power design in this dissertation, which are passtransistor logic(PTL), modified circuits based on PTL, non-full-swing circuits, powergating, multiple supply voltages and algorithms including Wallace Tree and the calculation of optimal multiple supply voltage. The design and simulation are based on Cadence/Virtuoso software using schematics on transistor level. In addition, the circuits in this dissertation use TSMC’s 40nm technology and have been designed in static logic style.