Low power CMOS adiabatic logic design
Low power technology has been considered increasingly significant because of the popularization of portable electronic products. Adiabatic switching technology, as a promising branch of the low power filed, can save power greatly by altering the circuit topologies. In this dissertation, basic princi...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Language: | English |
| Published: |
2019
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/78481 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| id |
sg-ntu-dr.10356-78481 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-784812023-07-04T16:07:16Z Low power CMOS adiabatic logic design Peng, Yuhang Lau Kim Teen School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering Low power technology has been considered increasingly significant because of the popularization of portable electronic products. Adiabatic switching technology, as a promising branch of the low power filed, can save power greatly by altering the circuit topologies. In this dissertation, basic principles of adiabatic switching are introduced, and basic circuits, including inverters, AND gates, XOR gates and so on, are simulated and compared using three different adiabatic structures (Efficient Charge Recovery Logic, Complementary Energy Path Adiabatic Logic and Clocked Adiabatic Logic). The focuses of the dissertation are the design of 4-bit full adders based on ripple-carry structure and 4-bit multipliers based on Wallace Tree structure using adiabatic logic families. All the power consumptions of these circuits are tested in Cadence Virtuoso software using TSMC’s 40nm technology and compared at different frequencies and voltages. Master of Science (Electronics) 2019-06-20T07:34:08Z 2019-06-20T07:34:08Z 2019 Thesis http://hdl.handle.net/10356/78481 en 86 p. application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| language |
English |
| topic |
DRNTU::Engineering::Electrical and electronic engineering |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering Peng, Yuhang Low power CMOS adiabatic logic design |
| description |
Low power technology has been considered increasingly significant because of the popularization of portable electronic products. Adiabatic switching technology, as a promising branch of the low power filed, can save power greatly by altering the circuit topologies. In this dissertation, basic principles of adiabatic switching are introduced, and basic circuits, including inverters, AND gates, XOR gates and so on, are simulated and compared using three different adiabatic structures (Efficient Charge Recovery Logic, Complementary Energy Path Adiabatic Logic and Clocked Adiabatic Logic). The focuses of the dissertation are the design of 4-bit full adders based on ripple-carry structure and 4-bit multipliers based on Wallace Tree structure using adiabatic logic families. All the power consumptions of these circuits are tested in Cadence Virtuoso software using TSMC’s 40nm technology and compared at different frequencies and voltages. |
| author2 |
Lau Kim Teen |
| author_facet |
Lau Kim Teen Peng, Yuhang |
| format |
Theses and Dissertations |
| author |
Peng, Yuhang |
| author_sort |
Peng, Yuhang |
| title |
Low power CMOS adiabatic logic design |
| title_short |
Low power CMOS adiabatic logic design |
| title_full |
Low power CMOS adiabatic logic design |
| title_fullStr |
Low power CMOS adiabatic logic design |
| title_full_unstemmed |
Low power CMOS adiabatic logic design |
| title_sort |
low power cmos adiabatic logic design |
| publishDate |
2019 |
| url |
http://hdl.handle.net/10356/78481 |
| _version_ |
1772828092639739904 |