Text this: Heterogeneous dataflow architectures for FPGA-based sparse LU factorization

  ____       ___     _    _    _    _   __    __  
 |  _ \\    / _ \\  | |  | || | || | || \ \\ / // 
 | |_| ||  / //\ \\ | |/\| || | || | ||  \ \/ //  
 | .  //  |  ___  |||  /\  || | \\_/ ||   \  //   
 |_|\_\\  |_||  |_|||_// \_||  \____//     \//    
 `-` --`  `-`   `-` `-`   `-`   `---`       `