A 100-Channel 1-mW Implantable Neural Recording IC

This paper presents a fully implantable 100-channel neural interface IC for neural activity monitoring. It contains 100-channel analog recording front-ends, 10 multiplexing successive approximation register ADCs, digital control modules and power management circuits. A dual sample-and-hold architect...

Full description

Saved in:
Bibliographic Details
Main Authors: Zou, Xiaodan, Liu, Lei, Cheong, Jia Hao, Yao, Lei, Li, Peng, Cheng, Ming-Yuan, Goh, Wang Ling, Rajkumar, Ramamoorthy, Dawe, Gavin Stewart, Cheng, Kuang-Wei, Je, Minkyu
Other Authors: School of Electrical and Electronic Engineering
Format: Article
Language:English
Published: 2016
Subjects:
NEF
Online Access:https://hdl.handle.net/10356/81707
http://hdl.handle.net/10220/39645
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-81707
record_format dspace
spelling sg-ntu-dr.10356-817072023-02-28T19:28:53Z A 100-Channel 1-mW Implantable Neural Recording IC Zou, Xiaodan Liu, Lei Cheong, Jia Hao Yao, Lei Li, Peng Cheng, Ming-Yuan Goh, Wang Ling Rajkumar, Ramamoorthy Dawe, Gavin Stewart Cheng, Kuang-Wei Je, Minkyu School of Electrical and Electronic Engineering School of Physical and Mathematical Sciences Capacitor-less LDO High power efficiency Multi-channel neural recording system Power and area trade-off Dual S/H NEF Current reuse SAR ADC Biomedical application Low-noise neural amplifier This paper presents a fully implantable 100-channel neural interface IC for neural activity monitoring. It contains 100-channel analog recording front-ends, 10 multiplexing successive approximation register ADCs, digital control modules and power management circuits. A dual sample-and-hold architecture is proposed, which extends the sampling time of the ADC and reduces the average power per channel by more than 50% compared to the conventional multiplexing neural recording system. A neural amplifier (NA) with current-reuse technique and weak inversion operation is demonstrated, consuming 800 nA under 1-V supply while achieving an input-referred noise of 4.0 μVrms in a 8-kHz bandwidth and a NEF of 1.9 for the whole analog recording chain. The measured frequency response of the analog front-end has a high-pass cutoff frequency from sub-1 Hz to 248 Hz and a low-pass cutoff frequency from 432 Hz to 5.1 kHz, which can be configured to record neural spikes and local field potentials simultaneously or separately. The whole system was fabricated in a 0.18-μm standard CMOS process and operates under 1 V for analog blocks and ADC, and 1.8 V for digital modules. The number of active recording channels is programmable and the digital output data rate changes accordingly, leading to high system power efficiency. The overall 100-channel interface IC consumes 1.16-mW total power, making it the optimum solution for multi-channel neural recording systems. ASTAR (Agency for Sci., Tech. and Research, S’pore) Accepted version 2016-01-11T03:38:59Z 2019-12-06T14:36:34Z 2016-01-11T03:38:59Z 2019-12-06T14:36:34Z 2013 Journal Article Zou, X., Liu, L., Cheong, J. H., Yao, L., Li, P., Cheng, M.-Y., et al. (2013). A 100-Channel 1-mW Implantable Neural Recording IC. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(10), 2584-2596. 1549-8328 https://hdl.handle.net/10356/81707 http://hdl.handle.net/10220/39645 10.1109/TCSI.2013.2249175 en IEEE Transactions on Circuits and Systems I: Regular Papers © 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [doi:http://dx.doi.org/10.1109/TCSI.2013.2249175]. 14 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic Capacitor-less LDO
High power efficiency
Multi-channel neural recording system
Power and area trade-off
Dual S/H
NEF
Current reuse
SAR ADC
Biomedical application
Low-noise neural amplifier
spellingShingle Capacitor-less LDO
High power efficiency
Multi-channel neural recording system
Power and area trade-off
Dual S/H
NEF
Current reuse
SAR ADC
Biomedical application
Low-noise neural amplifier
Zou, Xiaodan
Liu, Lei
Cheong, Jia Hao
Yao, Lei
Li, Peng
Cheng, Ming-Yuan
Goh, Wang Ling
Rajkumar, Ramamoorthy
Dawe, Gavin Stewart
Cheng, Kuang-Wei
Je, Minkyu
A 100-Channel 1-mW Implantable Neural Recording IC
description This paper presents a fully implantable 100-channel neural interface IC for neural activity monitoring. It contains 100-channel analog recording front-ends, 10 multiplexing successive approximation register ADCs, digital control modules and power management circuits. A dual sample-and-hold architecture is proposed, which extends the sampling time of the ADC and reduces the average power per channel by more than 50% compared to the conventional multiplexing neural recording system. A neural amplifier (NA) with current-reuse technique and weak inversion operation is demonstrated, consuming 800 nA under 1-V supply while achieving an input-referred noise of 4.0 μVrms in a 8-kHz bandwidth and a NEF of 1.9 for the whole analog recording chain. The measured frequency response of the analog front-end has a high-pass cutoff frequency from sub-1 Hz to 248 Hz and a low-pass cutoff frequency from 432 Hz to 5.1 kHz, which can be configured to record neural spikes and local field potentials simultaneously or separately. The whole system was fabricated in a 0.18-μm standard CMOS process and operates under 1 V for analog blocks and ADC, and 1.8 V for digital modules. The number of active recording channels is programmable and the digital output data rate changes accordingly, leading to high system power efficiency. The overall 100-channel interface IC consumes 1.16-mW total power, making it the optimum solution for multi-channel neural recording systems.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Zou, Xiaodan
Liu, Lei
Cheong, Jia Hao
Yao, Lei
Li, Peng
Cheng, Ming-Yuan
Goh, Wang Ling
Rajkumar, Ramamoorthy
Dawe, Gavin Stewart
Cheng, Kuang-Wei
Je, Minkyu
format Article
author Zou, Xiaodan
Liu, Lei
Cheong, Jia Hao
Yao, Lei
Li, Peng
Cheng, Ming-Yuan
Goh, Wang Ling
Rajkumar, Ramamoorthy
Dawe, Gavin Stewart
Cheng, Kuang-Wei
Je, Minkyu
author_sort Zou, Xiaodan
title A 100-Channel 1-mW Implantable Neural Recording IC
title_short A 100-Channel 1-mW Implantable Neural Recording IC
title_full A 100-Channel 1-mW Implantable Neural Recording IC
title_fullStr A 100-Channel 1-mW Implantable Neural Recording IC
title_full_unstemmed A 100-Channel 1-mW Implantable Neural Recording IC
title_sort 100-channel 1-mw implantable neural recording ic
publishDate 2016
url https://hdl.handle.net/10356/81707
http://hdl.handle.net/10220/39645
_version_ 1759854771424985088