Comprehensive analysis of serpentine line design

Serpentine lines have been widely used in digital circuits to provide the required timing delays. Based on a fullwave...

Full description

Saved in:

Bibliographic Details
Main Authors:	Soh, Wei-Shan, See, Kye Yak, Chang, Richard Weng Yew, Oswal, Manish, Wang, Lin Biao
Other Authors:	School of Electrical and Electronic Engineering
Format:	Conference or Workshop Item
Language:	English
Published:	2010
Subjects:	DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Online Access:	https://hdl.handle.net/10356/91032 http://hdl.handle.net/10220/6393
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	Nanyang Technological University
Language:	English

id	sg-ntu-dr.10356-91032
record_format	dspace
spelling	sg-ntu-dr.10356-910322020-03-07T13:24:46Z Comprehensive analysis of serpentine line design Soh, Wei-Shan See, Kye Yak Chang, Richard Weng Yew Oswal, Manish Wang, Lin Biao School of Electrical and Electronic Engineering Asia Pacific Microwave Conference (2009 : Singapore) Guided Systems Division, DSO National Laboratories DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Serpentine lines have been widely used in digital circuits to provide the required timing delays. Based on a fullwave simulation tool, some critical parameters that affect the delay characteristic of a serpentine line are carefully studied and analyzed. With the comprehensive study and analysis, a set of practical and useful design guides are concluded for designing a serpentine line to meet the delay specification. Published version 2010-09-02T07:05:20Z 2019-12-06T17:58:30Z 2010-09-02T07:05:20Z 2019-12-06T17:58:30Z 2009 2009 Conference Paper Soh, W. S., See, K. Y., Chang, R. W. Y., Oswal, M., & Wang, L. B. (2009). Comprehensive analysis of serpentine line design. In proceedings of the Asia Pacific Microwave Conference: Singapore, (pp.1285-1288). https://hdl.handle.net/10356/91032 http://hdl.handle.net/10220/6393 10.1109/APMC.2009.5384455 en © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. 4 p. application/pdf
institution	Nanyang Technological University
building	NTU Library
country	Singapore
collection	DR-NTU
language	English
topic	DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
spellingShingle	DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Soh, Wei-Shan See, Kye Yak Chang, Richard Weng Yew Oswal, Manish Wang, Lin Biao Comprehensive analysis of serpentine line design
description	Serpentine lines have been widely used in digital circuits to provide the required timing delays. Based on a fullwave simulation tool, some critical parameters that affect the delay characteristic of a serpentine line are carefully studied and analyzed. With the comprehensive study and analysis, a set of practical and useful design guides are concluded for designing a serpentine line to meet the delay specification.
author2	School of Electrical and Electronic Engineering
author_facet	School of Electrical and Electronic Engineering Soh, Wei-Shan See, Kye Yak Chang, Richard Weng Yew Oswal, Manish Wang, Lin Biao
format	Conference or Workshop Item
author	Soh, Wei-Shan See, Kye Yak Chang, Richard Weng Yew Oswal, Manish Wang, Lin Biao
author_sort	Soh, Wei-Shan
title	Comprehensive analysis of serpentine line design
title_short	Comprehensive analysis of serpentine line design
title_full	Comprehensive analysis of serpentine line design
title_fullStr	Comprehensive analysis of serpentine line design
title_full_unstemmed	Comprehensive analysis of serpentine line design
title_sort	comprehensive analysis of serpentine line design
publishDate	2010
url	https://hdl.handle.net/10356/91032 http://hdl.handle.net/10220/6393
_version_	1681046590998970368

Comprehensive analysis of serpentine line design

Similar Items