A time-multiplexed switched-capacitor CDS equalizer with reduced crosstalk layout
A new time-multiplexed switched-capacitor (TM-SC)equalizer is designed on the basis of the previously reported correlated double-sampling integrator and the crosstalk reduction layout approach, which aims at improving the performance aspects on crosstalk, gain loss, 1 noise and offset...
محفوظ في:
| المؤلفون الرئيسيون: | , |
|---|---|
| التنسيق: | مقال |
| اللغة: | English |
| منشور في: |
2009
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | https://hdl.handle.net/10356/91707 http://hdl.handle.net/10220/4561 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| المؤسسة: | Nanyang Technological University |
| اللغة: | English |
| الملخص: | A new time-multiplexed switched-capacitor (TM-SC)equalizer is designed on the basis of the previously reported correlated double-sampling integrator and the crosstalk reduction layout approach, which aims at improving the performance aspects
on crosstalk, gain loss, 1 noise and offset. The equalizer, which operates at a single 3-V supply and has a filter bank with
4 TM channels, has been fabricated to confirm the effectiveness of the structure using a standard 0.8- m CMOS process.
Index Terms—Crosstalk, equalizers, integrated circuit, layout,
switched-capacitor (SC) circuit, time-multiplexed (TM) circuit. |
|---|