A signal folding neural amplifier exploiting neural signal statistics
A novel amplifier for neural recording applications that exploits the 1/fn characteristics of neural signals is described in this paper. Comparison and reset circuits are implemented with the core amplifier to fold a large output waveform into a preset range enabling the use of an ADC with less numb...
Saved in:
Main Authors: | , , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/96881 http://hdl.handle.net/10220/11986 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-96881 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-968812020-03-07T13:24:47Z A signal folding neural amplifier exploiting neural signal statistics Chen, Yi Basu, Arindam Je, Minkyu School of Electrical and Electronic Engineering IEEE Biomedical Circuits and Systems Conference (2012 : Hsinchu, Taiwan) DRNTU::Engineering::Electrical and electronic engineering A novel amplifier for neural recording applications that exploits the 1/fn characteristics of neural signals is described in this paper. Comparison and reset circuits are implemented with the core amplifier to fold a large output waveform into a preset range enabling the use of an ADC with less number of bits for the same effective dynamic range. This also reduces the transmission data rate of the recording chip. Both of these features allow power and area savings at the system level. At the receiver, a reconstruction algorithm is applied in the digital domain to recover the amplified signal from the folded waveform. Other features of this proposed amplifier are increased reliability due to removal of pseudo-resistors, less distortion and low-voltage operation. Meaφsurement results from a 65nm CMOS implementation of a prototype are presented. Accepted version 2013-07-22T06:26:38Z 2019-12-06T19:36:15Z 2013-07-22T06:26:38Z 2019-12-06T19:36:15Z 2012 2012 Conference Paper Chen, Y., Basu, A., & Je, M. (2012). A signal folding neural amplifier exploiting neural signal statistics. 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS), 304-307. https://hdl.handle.net/10356/96881 http://hdl.handle.net/10220/11986 10.1109/BioCAS.2012.6418456 en © 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/BioCAS.2012.6418456]. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering Chen, Yi Basu, Arindam Je, Minkyu A signal folding neural amplifier exploiting neural signal statistics |
description |
A novel amplifier for neural recording applications that exploits the 1/fn characteristics of neural signals is described in this paper. Comparison and reset circuits are implemented with the core amplifier to fold a large output waveform into a preset range enabling the use of an ADC with less number of bits for the same effective dynamic range. This also reduces the transmission data rate of the recording chip. Both of these features allow power and area savings at the system level. At the receiver, a reconstruction algorithm is applied in the digital domain to recover the amplified signal from the folded waveform. Other features of this proposed amplifier are increased reliability due to removal of pseudo-resistors, less distortion and low-voltage operation. Meaφsurement results from a 65nm CMOS implementation of a prototype are presented. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Chen, Yi Basu, Arindam Je, Minkyu |
format |
Conference or Workshop Item |
author |
Chen, Yi Basu, Arindam Je, Minkyu |
author_sort |
Chen, Yi |
title |
A signal folding neural amplifier exploiting neural signal statistics |
title_short |
A signal folding neural amplifier exploiting neural signal statistics |
title_full |
A signal folding neural amplifier exploiting neural signal statistics |
title_fullStr |
A signal folding neural amplifier exploiting neural signal statistics |
title_full_unstemmed |
A signal folding neural amplifier exploiting neural signal statistics |
title_sort |
signal folding neural amplifier exploiting neural signal statistics |
publishDate |
2013 |
url |
https://hdl.handle.net/10356/96881 http://hdl.handle.net/10220/11986 |
_version_ |
1681047091358466048 |