A systematic study on explicit-state non-zenoness checking for timed automata
10.1109/TSE.2014.2359893
Saved in:
Main Authors: | Wang, T., Sun, J., Wang, X., Liu, Y., Si, Y., Dong, J.S., Yang, X., Li, X. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2016
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/127382 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A systematic study on explicit-state non-zenoness checking for timed automata
by: WANG, Ting, et al.
Published: (2015) -
Language inclusion checking of timed automata with non-Zenoness
by: WANG, Xinyu, et al.
Published: (2017) -
Parametric model checking timed automata under non-Zenoness assumption
by: ANDRE, Étienne, et al.
Published: (2017) -
Improving model checking stateful timed CSP with non-zenoness through clock-symmetry reduction
by: SI, Yuanjie, et al.
Published: (2013) -
Are timed automata bad for a specification language? Language inclusion checking for timed automata
by: WANG, Ting, et al.
Published: (2014)