SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS

Master's

Saved in:
Bibliographic Details
Main Author: XIONG XING RONG
Other Authors: INFORMATION SYSTEMS & COMPUTER SCIENCE
Format: Theses and Dissertations
Published: 2020
Online Access:https://scholarbank.nus.edu.sg/handle/10635/180514
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
id sg-nus-scholar.10635-180514
record_format dspace
spelling sg-nus-scholar.10635-1805142020-11-19T13:57:25Z SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS XIONG XING RONG INFORMATION SYSTEMS & COMPUTER SCIENCE LEONG HON WAI Master's MASTER OF SCIENCE 2020-10-26T09:51:42Z 2020-10-26T09:51:42Z 1997 Thesis XIONG XING RONG (1997). SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS. ScholarBank@NUS Repository. https://scholarbank.nus.edu.sg/handle/10635/180514 CCK BATCHLOAD 20201023
institution National University of Singapore
building NUS Library
continent Asia
country Singapore
Singapore
content_provider NUS Library
collection ScholarBank@NUS
description Master's
author2 INFORMATION SYSTEMS & COMPUTER SCIENCE
author_facet INFORMATION SYSTEMS & COMPUTER SCIENCE
XIONG XING RONG
format Theses and Dissertations
author XIONG XING RONG
spellingShingle XIONG XING RONG
SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
author_sort XIONG XING RONG
title SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
title_short SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
title_full SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
title_fullStr SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
title_full_unstemmed SCHEDULING IN HIGH LEVEL SYNTHESIS OF VLSI CIRCUITS
title_sort scheduling in high level synthesis of vlsi circuits
publishDate 2020
url https://scholarbank.nus.edu.sg/handle/10635/180514
_version_ 1686109125276073984