Method and apparatus for a digital clock multiplication circuit

US6661298

Saved in:
Bibliographic Details
Main Authors: LYE, KIN MUN, JOE, JURIANTO
Other Authors: CENTRE FOR WIRELESS COMMUNICATIONS
Format: Patent
Published: 2012
Online Access:http://scholarbank.nus.edu.sg/handle/10635/32660
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
id sg-nus-scholar.10635-32660
record_format dspace
spelling sg-nus-scholar.10635-326602024-11-10T21:44:03Z Method and apparatus for a digital clock multiplication circuit LYE, KIN MUN JOE, JURIANTO CENTRE FOR WIRELESS COMMUNICATIONS ELECTRICAL & COMPUTER ENGINEERING THE NATIONAL UNIVERSITY OF SINGAPORE US6661298 Granted Patent 2012-05-02T02:28:29Z 2012-05-02T02:28:29Z 2003-12-09 Patent LYE, KIN MUN,JOE, JURIANTO (2003-12-09). Method and apparatus for a digital clock multiplication circuit. ScholarBank@NUS Repository. http://scholarbank.nus.edu.sg/handle/10635/32660 NOT_IN_WOS PatSnap
institution National University of Singapore
building NUS Library
continent Asia
country Singapore
Singapore
content_provider NUS Library
collection ScholarBank@NUS
description US6661298
author2 CENTRE FOR WIRELESS COMMUNICATIONS
author_facet CENTRE FOR WIRELESS COMMUNICATIONS
LYE, KIN MUN
JOE, JURIANTO
format Patent
author LYE, KIN MUN
JOE, JURIANTO
spellingShingle LYE, KIN MUN
JOE, JURIANTO
Method and apparatus for a digital clock multiplication circuit
author_sort LYE, KIN MUN
title Method and apparatus for a digital clock multiplication circuit
title_short Method and apparatus for a digital clock multiplication circuit
title_full Method and apparatus for a digital clock multiplication circuit
title_fullStr Method and apparatus for a digital clock multiplication circuit
title_full_unstemmed Method and apparatus for a digital clock multiplication circuit
title_sort method and apparatus for a digital clock multiplication circuit
publishDate 2012
url http://scholarbank.nus.edu.sg/handle/10635/32660
_version_ 1821226790671089664