State, event, time and diagram in system modeling
Proceedings - International Conference on Software Engineering
Saved in:
Main Author: | Dong, J.S. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40007 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Formal modeling and validation of Stateflow diagrams
by: Chen, C., et al.
Published: (2013) -
A formal framework for modeling and validating Simulink diagrams
by: Chen, C., et al.
Published: (2013) -
New state diagrams for probabilistic maintenance models
by: Abeygunawardane, S.K., et al.
Published: (2014) -
Penggunaan diagram keadaan (state diagram) dalam pembentukan sandi konvolusional.
by: Perpustakaan UGM, i-lib
Published: (1987) -
Modeling and verifying hierarchical real-time systems using stateful timed CSP
by: Sun, J., et al.
Published: (2013)