Intra- and inter-processor hybrid performance modeling for MPSoC architectures

Intra- and inter-processor hybrid performance modeling for MPSoC architectures

10.1145/1450135.1450156

Saved in:
Bibliographic Details
Main Authors: Ophelders, F.E.B., Chakraborty, S., Corporaal, H.
Other Authors: COMPUTER SCIENCE
Format: Conference or Workshop Item
Published: 2013
Subjects:
Performance analysis
Simulation
System-on-chip
Online Access:http://scholarbank.nus.edu.sg/handle/10635/40672
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
Description
Summary:10.1145/1450135.1450156

Similar Items