Static analysis for Fast and accurate design space exploration of caches
10.1145/1450135.1450159
Saved in:
Main Authors: | Liang, Y., Mitra, T. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/41758 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
An analytical approach for fast and accurate design space exploration of instruction caches
by: Liang, Y., et al.
Published: (2014) -
Design space exploration of caches using compressed traces
by: Li, X., et al.
Published: (2013) -
Instruction cache optimizations for embedded systems
by: LIANG YUN
Published: (2010) -
Probabilistic modeling of data cache behavior
by: Puranik, V., et al.
Published: (2013) -
Exploring locking & partitioning for predictable shared caches on multi-cores
by: Suhendra, V., et al.
Published: (2014)