Scalable and precise refinement of cache timing analysis via model checking
10.1109/RTSS.2011.25
Saved in:
Main Authors: | Chattopadhyay, S., Roychoudhury, A. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/42001 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Scalable and precise refinement of cache timing analysis via path-sensitive verification
by: Chattopadhyay, S., et al.
Published: (2014) -
Model checking linearizability via refinement
by: Liu, Y., et al.
Published: (2013) -
Model checking linearizability via refinement
by: LIU, Yang, et al.
Published: (2009) -
Precise micro-architectural modeling for WCET analysis via AI+SAT
by: Banerjee, A., et al.
Published: (2014) -
Modeling shared cache and bus in multi-cores for timing analysis
by: Chattopadhyay, S., et al.
Published: (2013)