Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times

Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times

10.1109/TPDS.2004.1264811

Saved in:
Bibliographic Details
Main Authors: Veeravalli, B., Min, W.H.
Other Authors: ELECTRICAL & COMPUTER ENGINEERING
Format: Article
Published: 2014
Subjects:
Communication delays
Divisible loads
Finish times
Linear networks
Processing times
Release times
Online Access:http://scholarbank.nus.edu.sg/handle/10635/57336
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
id sg-nus-scholar.10635-57336
record_format dspace
spelling sg-nus-scholar.10635-573362023-10-30T21:13:58Z Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times Veeravalli, B. Min, W.H. ELECTRICAL & COMPUTER ENGINEERING Communication delays Divisible loads Finish times Linear networks Processing times Release times 10.1109/TPDS.2004.1264811 IEEE Transactions on Parallel and Distributed Systems 15 3 273-288 ITDSE 2014-06-17T03:05:01Z 2014-06-17T03:05:01Z 2004-03 Article Veeravalli, B., Min, W.H. (2004-03). Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times. IEEE Transactions on Parallel and Distributed Systems 15 (3) : 273-288. ScholarBank@NUS Repository. https://doi.org/10.1109/TPDS.2004.1264811 10459219 http://scholarbank.nus.edu.sg/handle/10635/57336 000189161700006 Scopus
institution National University of Singapore
building NUS Library
continent Asia
country Singapore
Singapore
content_provider NUS Library
collection ScholarBank@NUS
topic Communication delays
Divisible loads
Finish times
Linear networks
Processing times
Release times
spellingShingle Communication delays
Divisible loads
Finish times
Linear networks
Processing times
Release times
Veeravalli, B.
Min, W.H.
Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
description 10.1109/TPDS.2004.1264811
author2 ELECTRICAL & COMPUTER ENGINEERING
author_facet ELECTRICAL & COMPUTER ENGINEERING
Veeravalli, B.
Min, W.H.
format Article
author Veeravalli, B.
Min, W.H.
author_sort Veeravalli, B.
title Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
title_short Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
title_full Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
title_fullStr Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
title_full_unstemmed Scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
title_sort scheduling divisible loads on heterogeneous linear daisy chain networks with arbitrary processor release times
publishDate 2014
url http://scholarbank.nus.edu.sg/handle/10635/57336
_version_ 1781781390429257728

Similar Items