An efficient bit-serial FIR filter architecture
10.1007/BF01213960
Saved in:
Main Authors: | Lim, Y.C., Evans, J.B., Liu, B. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/61799 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Extrapolated impulse response FIR filters
by: Lim, Y.C., et al.
Published: (2014) -
Bit-level multiplierless FIR filter optimization incorporating sparse filter technique
by: Ye, Wen Bin, et al.
Published: (2014) -
16-bit low power digital FIR filter IC design
by: Hu, Mengqi
Published: (2023) -
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
Computationally efficient FIR digital filters
by: YANG CHUNZHU
Published: (2010)