NEW PIPELINED VECTOR-REDUCTION ARITHMETIC UNIT FOR FIR FILTER IMPLEMENTATION.
IEE Proceedings E: Computers and Digital Techniques
Saved in:
主要作者: | Lim, Y.C. |
---|---|
其他作者: | ELECTRICAL ENGINEERING |
格式: | Article |
出版: |
2014
|
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/62480 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | National University of Singapore |
相似書籍
-
DESIGN OF CASCADE FORM FIR FILTERS FOR DISCRETE SPACE IMPLEMENTATION.
由: Lim, Y.C., et al.
出版: (2014) -
Extrapolated impulse response FIR filters
由: Lim, Y.C., et al.
出版: (2014) -
Design methodologies for complexity reduction of FIR filters
由: Faust, Mathias
出版: (2014) -
Parallel and pipelined implementations of injected numerator lattice digital filters
由: Lim, Y.C.
出版: (2014) -
FRM based FIR filter design - The WLS approach
由: Yu, Y.J., et al.
出版: (2014)